verilog

Not Rated
Description
Icarus Verilog is intended to compile all of the Verilog HDL as described in the IEEE-1364 standard. It is not quite there yet. It does currently handle a mix of structural and behavioral constructs.

The compiler can target either simulation, or netlist (EDIF).

This is a dummy transitional package that will ensure a proper upgrade path. This package may be safely removed after upgrading.
Available deb Repositories (how-to add a respository)
Debian 32-bit 64-bit
stable 0.9.2-2 0.9.2-2
testing 0.9.5-1 0.9.5-1
sid 0.9.5-1 0.9.5-1

Ubuntu 32-bit 64-bit
lucid 0.9.2-1 0.9.2-1
precise 0.9.5-1 0.9.5-1

Rating: Not Rated (0 votes)


Login or Register to rate verilog, add a Tag, or designate as an alternative to a Windows app



Upload Screenshots
Images must be in GIF, JPG, or PNG formats and can be no larger than 2 MB. Only one file can be uploaded at a time. A description can be included, but it is optional.
Desc:
File:
You must login or register to upload a screenshot.
Submit Web Links
Submit the title and link (including http://) to an article pertaining to verilog and it will appear in the Web Links section of the right banner. Contact us here if an entry needs to be removed.
Title:
Link:
You must login or register to post links.

Write a Review

  • Allowed HTML tags: <a> <em> <strong> <cite> <code> <ul> <ol> <li> <dl> <dt> <dd>
  • Lines and paragraphs break automatically.
More information about formatting options